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Abstract—This paper discusses the approach for the witching 
loss minimisation in a 3-level inverter. It utilises a model 
predictive method which is used for evaluation of both the 
switching loss and voltage unbalance. The method is based on the 
cost functions implemented to provide simultaneous minimisation 
of loss and DC link voltage balance control. The simulation 
results shown that the total loss is reduced in 15% compared to a 
standard PWM strategy for a 3-level inverter operating at PWM 
frequency of 16 kHz. 
Keywords—Three-level inverter, PWM strategy, Switching 
losses minimisation, Predictive control, Voltage balance. 
I. INTRODUCTION 
In recent years, the area of industrial and domestic 
applications of 3-level inverters has been rapidly expanded. 
This is due to active support from manufacturers offering new 
power semiconductor modules which are specialised for 
implementation of a 3-level inverter topology in electrical 
power conversion installations. Nowadays, the applications of 
this topology include high-power and photovoltaic (PV) 
converters, uninterruptable power sources (UPS) and precision 
power supplies [1]-[3]. Compared to other power electronic 
topologies the 3-level inverter has the following well-known 
advantages: 
• smaller voltage derivatives that results in longer life of 
motor insulation; 
• less distortion in the output voltage due to smaller 
impact of a dead-time; 
• smaller switching losses because of smaller 
commutating voltage; 
• higher possible switching frequency and current loop 
passband correspondingly; 
• decrease of weight and size of the output sine-filter (if it 
is used). 
However, 3-level inverter topology requires a higher 
number of semiconductor switches which increases total cost of 
power electronic device due to increased number of power 
modules and gate driver circuits. It also requires two DC link 
voltage sensors in the system instead of a single one for the 2-
level inverter. 
Three-level inverters can operate under various pulse width 
modulation (PWM) strategies including space vector PWM 
(SVPWM). However, in order to provide reliable and efficient 
operation of a 3-level inverter the voltage balance of the input 
capacitors must be ensured. The 3-level inverter operation 
under negative or positive clamped discontinuous PWM 
(DPWM) does not provide the balance because one of the input 
capacitors is discharged. The unbalance of the DC link voltage 
across the capacitors can cause the breakdown of the inverter 
and/or the same capacitors. Thus, the change of clamping is 
required to limit the unbalance voltage rate of the capacitors to 
provide the safe operation [4]. 
A common problem related to all types of semiconductor 
converters is how to reduce and minimise the switching losses. 
As for 2-level inverters, there are several solutions aimed to 
reduce the loss which based on an appropriate selection of a 
DPWM switching pattern producing minimum switching losses 
[4-6]. There are always two options for positive and negative 
clamped DPWM where two different phases of the inverter 
remain in the same state during whole PWM cycle. The best 
option is the one where current is higher at that particular phase 
because there are no switching losses. 
Although the decision about preferable clamping for 2-level 
inverter can be made using analysis of the absolute value of the 
phase current, this method can not be implemented in the same 
way for the 3-level inverter. The difference in the parameters of 
the switches for the AC switch part and bridge part of the 
inverter requires precise loss estimation including both 
switching and conductive losses. Moreover, 3-level inverter 
control may have up to 5 possible PWM patterns for the same 
referenced voltage vector depending on voltage magnitude and 
angle that makes the selection of the optimal PWM pattern 
even more complex. Some previously conducted researches [8] 
solved the problem but these solutions do not take into account 
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the difference in parameters of semiconductor switches for the 
AC and bridge inverter parts. 
In this study both problems of loss minimisation and 
voltage balance are considered. It is suggested to implement 
predictive control approach to estimate the inverter losses for 
all possible solutions and to apply cost function which selects 
the best option to be implemented by the 3-level inverter. From 
the variety of the 3-level inverter topologies, the T-type inverter 
has been chosen for the further analysis. This topology has two 
bridge part switches for the full DC link voltage and two series-
connected switches for half of the rated voltage in AC switch 
part. The circuit configuration of the considered inverter is 
shown in Fig. 1. 
II. SPACE VECTOR MODULATION FOR 3-LEVEL VOLTAGE 
SOURCE INVERTER 
In addition to positive and negative bus bar clamping, the 3-
level inverter topology provides possible clamping of each 
phase to the neutral point or midpoint of the DC link 
capacitors. Fig. 2a shows all possible types of PWM patterns 
that can be implemented for various magnitudes of the output 
voltage. For instance, the depicted voltage vector can be 
implemented three different ways explained in Fig. 2b. It is 
possible to make positive and negative bus bar clamping, and 
make midpoint clamping for phase B. In case of midpoint 
clamping of phases A and C some reference voltages in other 
phases exceed the limits of the DC link [10]. 
Evaluation of the duty cycles for each case can be done for 
the referenced phase voltages av , bv  and cv  using the 
following sequence. At the first step, the voltage references for 
all cases should be evaluated: 
 
...
...
...
,
N P A B C
a a a a a a a
N P A B C
b b b b b b b
N P A B C
c cc c c c c
N P A B C
N P A B C
N P A B C
v v v v v v v
v v v v v v v
v vv v v v v
v v v v v
v v v v v
v v v v v
 
 
 
 
= −
 
 
 
 
 
 
 
 Δ Δ Δ Δ Δ
 
− Δ Δ Δ Δ Δ
 
 Δ Δ Δ Δ Δ
 
 
  (1) 
where right part of the equation is the matrix with homopolar 
voltages corresponding to each PWM pattern. Its members are 
defined as following [8, 9]: 
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where CLV  is the voltage of the bottom DC link capacitor. 
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Fig. 1. Three-level inverter configuration (only one of three phases is 
shown). 
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Fig. 2. Three-level inverter possible PWM patterns (a); examples of vector 
implementations (b); PWM patterns for each case (c). 
After that stage the feasibility of each set of the voltage 
references has to be checked. Depending on the magnitude of 
the voltage vector, its angle, DC link voltage, and the 
distribution of the voltage between capacitors some sets of 
references should be discarded from the further consideration. 
This occurs when at least one of the reverences is smaller than 
zero or greater than DC link voltage. 
At the next stage, the duty cycles for each voltage reference 
are to be evaluated: 
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where iLjγ  is the duty cycle for Q2 switch and iHjγ  is the duty 
cycle of Q1 switch. The Q3 switch operates complementary to 
Q1 and Q4 to Q2 respectively. 
III. LOSSES EVALUATION IN 3-LEVEL INVERTER 
There are three types of losses which are considered for the 
inverter analysis: 
• conducting losses caused by voltage drop in a switch 
and/or diode; 
• losses occurred in a transistor during switching on and 
off; 
• reverse recovery losses in a freewheeling diode. 
A. Conducting Losses 
The voltage drop across the switches and diodes depends on 
the duty cycles and the direction of the current flow. Consider 
the conditions where 1Lγ =  and ( )0;1Hγ = . This means that 
the Q2 switch is always on and Q1 and Q3 switches are 
connected to CH capacitor and operate as a conventional 
inverter leg as shown in Fig. 3. For this case the conducting 
losses occur in the Q1 switch during its conducting state, and in 
Q2 and D3 the rest of the time. Conducting losses in Q4 are 
absent: 
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where ( )BQv iΔ  is a function of voltage drop across the bridge 
part switch with respect to current, ( )ACQv iΔ  is a function of 
voltage drop across the AC part switch and ( )ACDv iΔ  is a 
function of voltage drop across the AC part diode. The same 
equations are used for evaluation of conducting losses for other 
direction of current and duty cycles. 
B. Switching Losses in the Switch 
The switching losses is occurred due to commutation of the 
switch when it changes over its condition from on to off state 
during ton time and from off to on state during toff time. When 
the switch is closing during the commutation time toff the 
voltage across the switch is rising whereas the current through 
the switch is falling. This produces a portion of heat energy 
dissipated in the semiconductor structure of the switch. The 
heat energy is also produced when the switch performs an 
opposite commutation during the time ton where the voltage 
across the switch is falling and the current is rising. The 
amount of heat energy depends on many parameters such as 
commutated voltage and current, gate resistance and the 
duration of reverse recovery process in the freewheeling diode 
of the complementary switch. Under the assumption that the 
gate resistance is constant and the parameters of the diode are 
fixed, the switching loss energy can be expressed with respect 
to flowing current for the rated voltage level Vrated. Actually, 
the diode parameters are deviated following the temperature. 
This is why, in order to take the parameter deviation into 
account, the 2D lookup table should be used for the switching 
loss evaluation. However, this procedure can be a time 
consuming even for modern microcontrollers. In addition, the 
commutated voltage also impacts on losses value, but the 
relation is generally linear. In the example shown in Fig. 3 only 
switching losses in Q1 are presented: 
 ( ) ( )( )1 Bon BoffE E ,sw CHQ PWM
rated
VP i i f
V
Δ = +   (5) 
where ( )BonE i  is the switch-on energy of the bridge part 
switch with respect to the flowing current, ( )BoffE i  is the 
switch-off energy, and PWMf  is the PWM frequency. 
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Fig. 3. Example of the current flow in 3-level inverter leg. 
C. Reverse Recovery Losses 
When Q1 is switching on, the diode D3 is conducting and 
the reverse recovery loss occur in D3. Theses losses depends on 
switching current, switching voltage and the gate resistance of 
the Q1 switch which defines the turn-on time. The losses can 
be evaluated as following: 
 ( )3 BrrE ,RR CHD PWM
rated
VP i f
V
Δ =   (6) 
where ( )BrrE i  is the reverse recovery energy as a function of 
the flowing current. 
IV. MODEL OF THE INVERTER 
Inverter is represented with a zero-order hold which 
assumes that the voltage applied during entire PWM cycle and 
the current are constant. The PWM strategy should solve the 
problem of loss minimisation and perform voltage balancing at 
the input capacitors. The total midpoint current is the sum of all 
midpoint currents of each phase. The value of the midpoint 
current depends on the load current and duty cycles of high and 
low set of switches. For the configuration shown in Fig. 3 the 
load current flows through the midpoint when Q1 is off. Thus, 
the duration is defined by duty cycle of Q3. If the conditions 
are different: ( )0,1Lγ =  and 0Hγ = , then the load current 
flows through the midpoint during the conductivity state of Q2. 
The universal equation is derived as follows: 
 ( )1 .M H Li i= ⋅ − γ γ   (7) 
In its turn, midpoint current can be expressed via currents of 
the DC link capacitors which define the derivative of the 
midpoint voltage: 
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V. PREDICTIVE PWM STRATEGY 
The algorithm of PWM starts with computation of all five 
possible homopolar voltages according to (2) and then all five 
sets of the voltage references are evaluated by (1). 
At the next stage, the feasibility of each set is to be checked 
according the following criterion: are any of the voltage 
references exceeds the DC link limits or not? After this stage, 
the sets which can be only implemented are left. 
Then, the duty cycles are to be evaluated according to (3). 
This gives enough information for evaluation of the losses for 
all sets of the voltage reference left for this moment. 
The computation of the losses is done according to the 
considerations given in the section III. Then, the total losses are 
evaluated as a sum of all partial losses. This gives from 2 to 5 
values of losses, one value for each possible PWM pattern. The 
suggested cost function: 
   ( )2 ,CH CLg A P B R C V VΣ= ⋅ Δ + ⋅ + ⋅ −   (10) 
where A, B and C are cost function weight coefficients, PΣΔ  is 
the estimation of total losses for the particular PWM pattern, 
R is reverse counter which counts down from the moment of 
last pattern change. If there is no change of the clamping, then 
it is equal to zero. If the clamping is different form the last one, 
then its value is considered in the equation and, in case of 
change, it is initialised with some constant value. The last 
component is the difference between estimated voltages of CH 
and CL capacitors. 
VI. SIMULATION RESULTS 
The simulation was performed using Infineon 
F3L300R12PT4_B26, with 6600 uF capacitors in the DC link. 
Voltage reference is 220 Vrms, DC link voltage is 600 V, PWM 
frequency if 16 kHz, fundamental voltage frequency is 50 Hz. 
The first simulation is done for the cost functions A and B 
equal to zero; C is set to 10. This test shows that the change of 
the PWM pattern occurs frequently in order to keep the 
voltages balanced all the time. This results in extra losses 
caused by extra switching during the clamping change. The 
total losses are 464.5 W. 
Second simulation was performed with the cost function B 
equal to 200. Total losses were decreased down to 435 W. It 
has been observed that the voltage balance was on acceptable 
level whereas some states with clamping to midpoint were 
appeared (see Fig. 5). 
Third simulation was performed when all the components 
of the cost function (10) are in consideration with A equal to 1. 
This operation mode gives 397 W of average losses (see 
Fig. 6). 
It can be seen that the PWM patterns with midpoint 
clamping occurred very rear. This is caused by the particular 
parameters of the IGBT module. Also, the midpoint clamping 
is limited most of the time due to high magnitude of the output 
voltage. The test with a low magnitude of 110 V shows that the 
midpoint clamping occurs as can be seen in Fig. 7. Average 
losses are equal to 361 W. 
The analysis of the midpoint clamping utilisation shows 
that this state is generally dictated by a voltage balance 
component of the cost function because each time, when these 
PWM patterns are chosen, the total losses are increasing. The 
same simulation with the value C = 1 (instead of 10) gives 
different shapes of duty cycles and the total loss of 333 W (see 
Fig. 8). 
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Fig. 4. PWM strategy with voltage balancing only (phase voltage — 200 V 
per division; current — 50 A per division; duty cycles — 50% per division; 
DC link capacitor voltage — 100 A per division; losses — 200 W per 
division; time — 3.33 ms per division). 
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Fig. 5. PWM strategy with voltage balancing and limitation of clamping 
change frequency (phase voltage — 200 V per division; current — 50 A per 
division; duty cycles — 50% per division; DC link capacitor voltage — 100 A 
per division; losses — 200 W per division; time — 3.33 ms per division). 
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Fig. 6. PWM strategy with switching loss minimisation, voltage balancing 
and limitation of clamping change frequency (phase voltage — 200 V per 
division; current — 50 A per division; duty cycles — 50% per division; DC 
link capacitor voltage — 100 A per division; losses — 200 W per division; 
time — 3.33 ms per division). 
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Fig. 7. PWM strategy with switching loss minimisation, voltage balancing 
and limitation of clamping change frequency (phase voltage — 200 V per 
division; current — 50 A per division; duty cycles — 50% per division; DC 
link capacitor voltage — 100 A per division; losses — 200 W per division; 
time — 3.33 ms per division). 
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Fig. 8. PWM strategy with switching loss minimisation, voltage balancing 
and limitation of clamping change frequency (phase voltage — 200 V per 
division; current — 50 A per division; duty cycles — 50% per division; DC 
link capacitor voltage — 100 A per division; losses — 200 W per division; 
time — 3.33 ms per division). 
VII. CONCLUSIONS 
The proposed strategy for a 3-level inverter shows increase 
in the efficiency by 15% for the considered conditions. Due to 
complexity of the loss equation the model predictive method is 
the best option for the selection of the most efficient PWM 
pattern. 
The experiments for the proposed solution were performed 
using the software model and in future investigations the tests 
using real hardware will be conducted. 
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